



8. 3 级维修


8-1.框图



8-2.主板图


8-2-1.顶部





8-3.故障排除流程图

设备



└ 示波器



└ 数字万用表





└ 电源供电器




└ +字螺丝刀，小镊子


8-3-1 开机






8-3-2. 初始化







8-3-3.充电部分







8-3-4.Sim部分








8-3-5. 话筒部分







8-3-6.扬声器部分







8-3-7 BT/WIFI







8-3-8.液晶显示屏








8-3-9.TSP







8-3-10.3M照相机






8-3-11. 1.3M照相机







1.3M_CAM & LUME CONN.

3M_CAMERA CONN.




8-3-12.GSM850接收器








8-3-13.GSM1800接收器



8-3-14.WCDMA Band1 接收器




连续接收开通
射频输入: 10700CH
功率: -50dBm





8-3-15.WCDMA Band2/GSM1900接收器

连续接收开通
射频输入: 9800CH
功率: -50dBm




8-3-16.WCDMA Band8/GSM900接收器






8-3-17.GSM850/GSM900发射器


持续发射开通条件
 DAC发射功率：应用代码14500
 GSM850 CH: 190
 GSM900 CH: 62
 RBW: 100KHz
 VBW: 100KHz
 SPAN: 10MHz
 REF LEV.: 10dBm
 ATT.: 20dB




8-3-18.DCS/PCS发射器


持续发射开通条件
 DAC发射功率：应用代码14500
 GSM850 CH: 190
 GSM900 CH: 62
 RBW: 100KHz
 VBW: 100KHz
 SPAN: 10MHz
 REF LEV.: 10dBm
 ATT.: 20dB






8-3-19.WCDMA BAND1发射器







8-3-20.WCDMA BAND2发射器




持续发射开通条件
 DAC发射功率: 应用代码14500
 GSM850 CH: 190
 GSM900 CH: 62
 RBW: 100KHz
 VBW: 100KHz
 SPAN: 10MHz
 REF LEV.: 10dBm
 ATT.: 20dB



8-3-21.WCDMA BAND8发射器






8-4. 维修原理图


-NC 点（顶部视图）

U806



UME300

○ : NC



U700


	1	2	3	4	5	6	7	8	9	10
A	IN1	IN1	XOUT1	XIN	AGND 1	LDO 14	IN7	LDO 15	REF BP	LDO 16
B	LX1	LX1	32kHz CP	32kHz AP	AGND 2	VCOIN	IN7	LDO 2	IN9	LDO 17
C	LX1	BUCK 1	PWR ON	SDA	SCL	SRAD	LDO 10	LDO 3	IN6	LDO 13
D	PGND 1	PGND 1	SET1	SET2	SET3	PWR HOLD	NO22	NO21	IN6	LDO 12
E	IN2	IN2	BUCK 2	JIG ON	RSOI	PWR EN	COM 22	COM 21	VLSW 2	LDO 11
F	LX2	LX2	LX2	MRI	IRQ1	BATT MON	NC22	NC21	CS2	LDO 9
G	PGND 2	PGND 2	BUCK 3	VL	ONOI	VICHG	NO12	NO11	IN8	LDO 8
H	IN3	IN3	BUCK 4	SAFE OUT1	SAFE OUT2	DET BAT	COM 12	COM 11	IN8	LDO 6
J	LX3	LX3	LX4	PGND 4	BATT	DCIN	NC12	NC11	CS1	LDO 5
K	PGND 3	IN4	LX4	PGND 4	BATT	DCIN	LDO 7	IN5	IN5	LDO 4

U302

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	
20	NC	VSD2	VSD2	VSS_S D2	SD2_F B	RESET_PMU_N	EPP1	VSS_M AIN	HF_SP K1P	VBAT_HF_SP K	HF_SP K2P	CP1	MEM_A D[0]	MEM_A [0]	MEM_A [1]	MEM_A [3]	MEM_B C2_n	MEM_A [5]	MEM_A [7]	NC	20
19	VSD1	VSS_S D1	VSS_S D1	VSS_S D2	PMUM EAS	VDD_V SIM	EPN1	VSS_H F_SPK	VBAT_HF_SP K	HF_SP K1N	HF_SP K2N	CP2	MEM_A D[1]	MEM_A D[2]	MEM_A [2]	MEM_A [4]	MEM_B C0_n	MEM_A [6]	MEM_A [9]	MEM_A [8]	19
18	VDD_V BAT_S D1	VSD1				VANA2			VSS_H F_SPK			VDD_C PN			MEM_A D[6]				MEM_A [11]	MEM_A [10]	18
17	SD1_F B	VDD_V BAT_S D1		VDD_V BAT_S D2	VDD_V BAT_S D2	VDD_V PMU	VDD_V RTC	MICP1	AUX1P	AUX2P	EPPA2	EPPA1	MEM_A D[3]	MEM_A D[5]	MEM_A D[8]	MEM_A D[11]	VDDP_DIG		MEM_A [12]	MEM_B C3_n	17
16	VRF1	VSS_A NA		VSS_M AIN	VDD_V BAT_L DO	VMIP1	VANA1	MICN1	AUX1N	AUX2N	VMIC	VUMIC	MEM_A D[4]	MEM_A D[7]	MEM_A D[10]	VSS_M AIN	MEM_A D[15]		MEM_A [13]	MEM_A [15]	16
15	VREF	VDD_V BAT_R F12	VSS_R F12	VRF2	VDD_V USB				M2			M3				VDD_C ORE	MEM_R WAIT_n	MEM_A DV_n	MEM_B C1_n	MEM_A [14]	15
14	Di3_TX_DAT	Di3_RX_DAT		VDD_V BAT_R F12	VDD_O SD2		ON_OF F1	VDDP_DIG_M S	M1	M0	M7	M9	MEM_A D[9]	MEM_A D[13]		MEM_C AS_n	MEM_B FCLKO 0		MEM_B FCLKO 1	Reserved	14
13	Di3_TX_DATX	Di3_RX_DATX		F26M	VDD_V PLL		ON_OF F2	M6	M4	M5	M8	M10	MEM_A D[12]	MEM_A D[14]		MEM_R AS_n	MEM_W WR_n		MEM_S DCLKO	Reserved	13
12	F32K	VDD_R TC	VSS_R TC	VDD_L VDS	DPLUS	CC_IO	RESET 1_N	PWR_ON_CM P					MMC1_CLK	MEM_C S0_n	MEM_C S1_n	MEM_C S2_n	MEM_R D_n	VSS_M AIN	Reserved	Reserved	12
11	OSC32 K	VSS_M AIN		VSS_M AIN	DMINU S		CC_CL K	ALERT_N		VDD_C ORE	VSS_M AIN		MMC1_CMD	MMC1_DAT[0]		MEM_C SA0_n	MEM_C KE		Reserved	Reserved	11
10	USB_D MINUS	USB_T UNE		VDD_U SB_DI G	CC_RS T		REF_C LK_EN	HW_M ON1		MMC1_DAT[2]	MMC1_DAT[3]		VDDP_MMC	MMC1_DAT[1]		TRIG_I N	TRST_n		Reserved	Reserved	10
9	USB_D PLUS	VBUS1	VDD_U SB	VDD_U SB_HS PHY	VDD_C ORE	CLK32 K	RESET_CMP	HW_M ON2					MMC1_CD	VDD_F USE_L S	TCK	FCDP_RBn	RESET 2_N	FWP	VSS_M AIN	Reserved	9
8	USB_T EST	USB_ID		MMC2_CMD	CLKOU T0		CMP_E N	I2S1_R X	I2S1_C LK0	VDDP_DIG	TDO	GPIO_0 35	GPIO_0 41	VDD_F USE_F S		VDD_C ORE	MIPI1_DATA7		Reserved	Reserved	8
7	GPIO_0 01	GPIO_0 00		MMC2_DAT[0]	VSS_M AIN		VSS_M AIN	I2S1_W A0	I2S1_W A1	VSS_M AIN	TDI	GPIO_0 36	GPIO_0 29	VSS_M AIN		VSS_M AIN	MIPI1_DATA6		Reserved	Reserved	7
6	GPIO_0 02	GPIO_0 07	NC	MMC2_DAT[1]	VDDP_DIG			SWIF_TXRX				GPIO_0 30				VDDP_DIG	MIPI1_DATA5	NC	MIPI1_DATA2	Reserved	6
5	GPIO_0 03	GPIO_0 08		MMC2_DAT[2]	VDD_C ORE		DSP_A UDIO_I N1	I2S1_T X	CHRG_EN	USIF1_RXD_M RST	TMS	GPIO_0 37	GPIO_0 31	GPIO_0 25	VDD_C ORE	GPIO_0 20	MIPI1_DATA4		MIPI1_DATA1	Reserved	5
4	GPIO_0 04	GPIO_0 09		MMC3_CD	MMC2_CLK	VSS_M AIN	MMC2_CD	USIF1_TXD_M TSR	USIF1_CTS_N	USIF1_CTS_N	USIF3_SCLK	GPIO_0 38	GPIO_0 32	GPIO_0 42	VSS_M AIN	GPIO_0 21	MIPI1_DATA3		MIPI1_DATA0	MIPI1_CLK	4
3	GPIO_0 05	GPIO_0 10			VDDP_DIG			VSS_M AIN				VSS_M AIN			VDDP_DIG				GPIO_0 13	GPIO_0 11	3
2	GPIO_0 06	MMC3_CMD	MMC3_DAT[0]	MMC3_DAT[2]	T_OUT 0	FSYSE N	XRESE T	I2C1_S CL	I2C2_S CL	USIF3_TXD_M TSR	USIF3_RTS_N	GPIO_0 39	GPIO_0 33	GPIO_0 27	GPIO_0 24	CLKOU T2	GPIO_0 18	GPIO_0 16	GPIO_0 14	GPIO_0 12	2
1	NC	MMC3_CLK	MMC3_DAT[1]	MMC3_DAT[3]	T_OUT 1	SYSCL KEN	I2C_IN T	I2C1_S DA	I2C2_S DA	USIF3_RXD_M RST	USIF3_CTS_N	GPIO_0 40	GPIO_0 34	GPIO_0 28	GPIO_0 26	GPIO_0 23	GPIO_0 19	GPIO_0 17	GPIO_0 15	NC	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	

U601

: NC



U702

 : NC